Web Images Videos Maps News Shopping Gmail more ▼ Google scholar Isingle-ported SRAM Search Scholar Potential Schol Scholar Articles and patents anytime \* include citations \* // Create email alert Results 1 - 20 of about 1,230, (0,11 sec) Dual channel FIFO circuit with a single ported SRAM MH Xim, OW Shin. US Patent 5,745,731, 1998 - Google Patents 5,745,731 the maximum transfer of SCSI-IT, 10 MB/sec. In general, when the I/O commands of the SCSI side are executed, the FIFO 1 has data which are shorter than those to be transferred. Accordingly, when the FIFO 1 executes the SCSI commands, it must performs ... Caro by 6 - Polated enucles. Building and using a highly parallel programmable logic array.

M Gikhare: W Holtes, A Kopser, S. Lucas R., - Computer, 1991 - seem-plone, seed Arg.

- 82 COMPUTER Page 3. Gesign. That left 52 stages, each with an FPGA and an SRAM chip. At that time, the biggest and fastest memories were single- ported 128Kx 8,50-nanosecond SRAMs. Thus, we were faced with choosing ... Géed by 251 - Reisted artique - All à versions psu.edu (PDF) Power efficient processor architecture and the Cell processor HP Hotsher - lesexplore, less any .... As an example, a second load-store port on a cache tends to double its size (a two-ported SRAM cell is often more than twice as big as a single-ported cell), and introduces the need to add logic to maintain the program order between loads and stores. ... Circli by 271 - Politico attities - Air 90 versions. Tradeoffs in two-level on-chip caching 202.38.79.74 (PDF) Witton - Proceedings the 21st Annual ..., 1994 - weexplore eee.org This results in faster access times but a larger ratio of peripheral to RAM core cell area. In most of this paper, we will assume first-level RAM cells are 6-transistor single-ported cells allowing one read or write per cycle. Section 6, however, will consider larger multiported cells.... Cated by 116 - Related actions - Bt. Direct - At 11 versions A platform based bus-interleaved architecture for de-blocking filter in H. 264/MPEG-4 AVC psu.edu (PDF) SC Chang WH Peng, SH Wang, Y.... IEEE Transactions on .... 2005 - recexprore leee.org .... 2. Single-ported SRAM A single-ported SRAM is used as a local memory for buffering the norizontally filtered and transposed MB... This constraint is posed by the fact that single-ported SRAM cannot simultaneously perform writing and reading. ... Cond by 31 - Resided actions - All 14 versions Designing the TFP microprocessor YT Hau - IEEE Micro, 1994 - Jaeexplore lees.org ... Speed was a problem with tag comparisons for those schemes that are associative. Accordingly, we chose a simple, direct-mapped, one-bit prediction scheme that can be implemented entirely with a single-ported RAM. This ... Circuity 66 - Relead annies - Ali 2 versions

pau.edu [PDF]

Implementing signatures for transactional memory.

... To the Not Half K. ... 49th Annual REERACH. ... 2007 - teceptions.leep.org
... To tim-plement k hash function signatures, we should use SRAMs with k read and write ports
(we could still use a single- ported SRAM and perform the reads or writes over multiple cycles, but that would complicate the control logic and in-crease the delay). ...

Cried by 41 - Related articles - All 7 versions

Multi-ported memory architecture using single-ported RAM

M Miller 1 Milor, J Smith. M Baurriann, C. ... US Pattent 6,212,807, 2001 - Google Pattern USCA212607B1 (12) United States Pattern Miller et al. (iii) Pattern Not. US 6,212,607 BI (45) Date of Patters, Not., 3,2001 (34) MULTI-PORTED MEMONDY ARCHITECTURE USING SINGLE-PORTED RAM (75) Inventors: Michael Miller, Saratogs; John Mick, San Jose; ... Ceats Us. 5. Feedbard activities.

Network adapter having single ported memory which is accessible by network and peripheral bus

on a time division multiplexed (TDM) basis
A Bzczycenex - US Patera 5,332,216, 1998 - Google Pateras

... other clock cycles, 4, An adapter according to claim 1, wherein the single ported

memory comprises a RAM. 5. An adapter according to claim 1, wherein the single ported memory comprises an SRAM. 6. An adapter according ...

Ched by 4 - Reliand enloys

A streaming processing unit for a CELL processor

SELECTION TO SELECTION OF SELEC

Interfeaved cache for multiple accesses per clock cycle in a microprocessor Dic Apper MRC Chordhary JD AMES - US Pawer 5.555 66C, 1996 - Google Patents ... No. 4,823,314. The dual-ported memory cell is often used to accommodate multiple data references to a memory. How- ever, the dual-ported RAM cell requires two more transistors than a sx transistor single-ported SRAM cell, two pairs RAM cell two pairs of bit lines and two word lines. ...

## Glied by 24 - Resisted adioses

Cache test sequence for single-ported row repair CAM

... 29, 2002 CACHE TEST SEQUENCE FOR SINGLE-PORTED ROW REPAIR CAM RELATED

APPLICATIONS [0001] The present invention relates to commonly ... This memory is typically Static Random Access Memory (SRAM) or Dynamic Ran-dom Access Memory (DRAM). ...

Ched by 8 - Resided anible - All 5 versions

ICITATIONI SPACE 2 as a Re configurable Stream Processor BK Gunther - Proceedings of PAPT'97, the 4th Australasian ..., 1993 - Springer

Cond by 13 - Resided articles

[PS] Design of the R8000 Microprocessor

PYT Hau - IEEE Micro, 1994 - meterabunc ed ... Speed was a problem with tag comparisons for those schemes that are associative.

Accordingly we chose a simple direct-mapped, one-bit prediction scheme which can be implemented entirely with a single- ported RAM. This ...

Cheo to 26 - Petated annies - View as HTML - All 16, equipms

[PDF] Intel network processor targets routers TR Harinst - Microphysics Report, 1999 - capstudet edu

... There are 64 SRAM transfer registers and 64 SDRAM transfer registers. ... The banking scheme allows read/write instructions to retrieve and store results without the delays normally associated with single- ported register files, and without the complexity of multiple read and write ...

Clied by 39 - Reinted actions - View as HTML

Memory access optimization and RAM inference for pipeline vectorization

M Weithard, W Luk - Felti Programmable Logic and Applications, 1999 - Springer ... Though RAM inference can provide big speedurps, it also uses many FPGA resources, especially if the candidate loops are long and consequently large RAMs ... jetf.mi) pk.j × xj.i < maxp if Bi is dual-ported, that is accommodates twice as many accesses as single-ported memory. ...

Ched by 13 - Related enides - Bt. Direct - All 6 versions

[PDF] An eight-issue tree-VLIW processor for dynamic binary translation

... The D1 cache is direct mapped and has 32 byte lines. The implementation for multiple ports uses single-ported SRAM arrays organized into 8 banks. Data is interleaved on a 32 byte line basis, with lines 0.8.18,... in bank 0, lines 1.9.17,... in bank 1 and so on. ...

Colors by 1/2 - Prolengs settlets - View as HYML - All 16 versions

An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-Grain XXP-/Leon-

Based Architecture Integration

<u>Sabsets And Intercent integration</u>

J Becket A Thomas, M Vorback, V ... Proceedings of the ..., 2003 - portal acmong ... scenarios. In this way the XPP architecture is able to handle the data from a RAM-module or gets a stream from another master on the CSoC. The ... banks. The ArlB-bridge for CM will be a single ported ArlB-slave-bridge. The ...

Citors by 26 - Polanes orrelles - At 5 versions

A low-power self-timed Viterbi decoder PA Rioceaux, LEM Brackenbury, M Compatey, Sti ... - sayno, 2001 - computer.org ... The reference design uses four single-ported 64-bit by 128 word SRAMs while the other synchronous designs use one, dual-ported 64-bit by 128 word, one 6-bit by 128 word SRAM and two small single-ported SRAMS. Our ...

Géed by 23 - Resided adiable - All 10 vections

Embedded static random access memory for field programmable gate array WCP plants. J.daseph, AG Betl. US Plants E492,088, 2002 - Coogle Platents.
... They include a column and/or multiple columns on their larger parts of embedded array blocks. which are size matched to their logic array blocks. The embedded array blocks contain 2K bits of single ported SRAM configurable as 256x8, 512x4, 1024x2, or 2048x1. ...

Ched by 17 - Related studies - Alt 6 ventions

Create email alert

Conopposicongle > Result Page: 1 2 3 4 5 6 Z 8 9 10 Next

> single-ported SRAM Search

Go to Google Home - About Google - About Google Scholar

©2010 Google

unc.edu (PS)

udel.edu (PDF)

markus-weinhardt.de (PDF)

pauledo (POF)

man.ac.uk (PDF)